Asynchronous finite state machines (AFSMs) have been limited because multiple-input changes have been disallowed. In this paper, we present an architecture and synthesis system to overcome this limitation. The AFSM marks potentially hazardous state transitions, and prevents output during them. A synthesis tool to create the AFSM incorporates novel algorithms to detect the hazardous states.
Introduction
Operations in asynchronous, or self-timed [181, circuits are not controlled with an external clock. Computations begin when the inputs to the network arrive, instead of when a clock pulse asserts. Without a clock, however, the gate and line delays inherent in any design introduce hazards. To overcome these hazards, restrictions have been placed on asynchronous circuits. Developing an asynchronous finite state machine (AFSM) without restrictions will allow its full potential to be realized in a variety of designs. This paper describes an architecture that is both hazard-free and without input restrictions. A synthesis tool to automate the design of the architecture is detailed.
The paper is divided into the following sections. Section 2 highlights the new AFSM and its advantages over other machines. The model of the new hazard-free architecture is described in Section 3. An architectural description of the machine is found in Section 4. Section 5 details the synthesis tool, and the results of some FSM benchmarks are presented in Section 6. Section 7 compares our technique for providing a multiple-input change hazard-free AFSM to methods used by others. Finally, Section 8 concludes the paper.
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A Hazard-free AFSM
Because AFSMs have no controlling clock, they must have some way to detect new inputs. The term "fundamental mode" [20] denotes a method of AFSM operation such that new inputs are accepted only when current inputs are assimilated. This requirement exists regardless of the model used for an AFSM. In addition, all FSMs must be hazard-free.
A hazard is a possible deviation from expected operation caused by stray gate or line delays. A variety of hazardfree implementations exist [5, 10. 141, but they remove only one or two kinds of hazards. Our AFSM architecture, FANTOM, is free from all possible types of hazards.
Input Change Hazards
Assimilation of a new input vector can cause hazards. Different terminology is used to describe these hazards depending upon whether single-bit or multiple-bit input changes are involved. A gate output glitch due to a single-bit input change, is called a static, or combinational hazard. A dynamic hazard [201 causes a gate output to glitch if both z i and Tj are input. The well-known technique of including all prime implicants in the logic equation (adding "consensus gates") resolves these hazards [20] .
When the input transition involves a multiple-bit change, the term M-hazard is used [51. An 
Extended SI Model for FANTOM
In SI circuits, all state transitions end in the same terminal class, the set of all stable states. It has been stated [16], however, that it is impossible to build truly SI circuits because they cannot react instantaneously to inputs, and thus cannot guarantee the terminal-class requirement. A subset of SI circuits, known as semimodular, can guarantee the terminal class requirement. These circuits have the following properties [14] . First, inputs are required to be persistent, which means that once changed, they remain invariant until the circuit has assimilated them. Second, the flow-table representation must be strongly connected, meaning that every stable state can be reached from every other stable state. Third, each state must have a unique bit-vector assignment. In addition, the allowed state sequence must be non-consecutive, to ensure detection of input assimilation. Thus, most circuits do not allow "like-successive" inputs, meaning that the same input vector can be used in succession, such as < 0101 > preceding < 0101 >.
A general property of asynchronous circuits, regardless of the model, is that inputs and outputs are considered level. Therefore, a Huffman flow table can be used to represent circuit behavior. Persistence requires using some form of completion detection to define when the outputs are stable and the inputs can change. One method uses an external G (Go) signal that asserts when new inputs are available, and an internal R (Reply) signal that asserts when the outputs are ready 1141. Persistence is related to "fundamental mode", since the inputs do not change until the network is stable.
FANTOM'S extended model removes the restriction on allowed sequences to include "like-successive inputs". The machine operates correctly given these inputs because completion detection is independent of the input sequence. To accomplish this, the G signal is generated internally when the circuit is stable and the inputs are ready. The R signal still asserts when the circuit, and hence output vector, is stable.
The delay assumption of the SI model considers gate delays to be unbounded, but finite, and wire delays to be negligible. Delay elements are not allowed in the feedback path, since the nature of the SI delay assumption makes it unnecessary to include them. Therefore, FANTOM does not include these elements, making a simpler state machine. 
FANTOM Architecture

Self-synchronization Signals
Self-synchronization in FANTOM involves the three signals G, V O M (valid output marker), and V I (valid input), anAd the input and output flip-flops. V I is associated with X, 
--
Implementation of Model Properties
Completion detection required for input persistence and fundamental mode operation is tightly coupled to the selfsynchronization scheme described in the previous section.
The R (Reply) signal of completion detection is implemented using V O M ; the G signal implements "GO" [14] .
The state sequence restriction described in Section 3 is overcome by permitting consecutive input vectors. These input vectors are allowed because V O M is deasserted when new inputs arrive, and reasserts when the circuit is stable and the outputs are ready.
Timing Considerations
As shown by the dashed and numbered paths in Figure 1, there are four critical paths in the FANTOM architecture. The signal dependencies in these paths must be considered to ensure proper operation. This discussion begins with the following definitions: 
SEANCE Synthesis Program
The flow chart of Figure 3 shows the steps of the SEANCE synthesis tool, each of which is described below.
Flow Table Preparation
Desired circuit behavior is specified using a normal-mode flow table, which may be completely or incompletely specified. This table is directly generated from state diagrams, or can be easily derived from signal transition graphs (STG). "Normal mode" means that only one unstable transition is entered in going from one stable state to another. Because the program can handle incompletely specified flow tables, SEANCE'S generality is enhanced. The program assumes that the generated flow table is strongly connected.
Large flow tables benefit from Step 2, [20] . The procedure uses partition sets [19] , and has two advantages. First, it works with incompletely or completely specified flow tables. Second, critical races are avoided because transitions move between states that differ in only one bit (the other bits are invariant). The synthesis program uses a general algorithm that will generate the smallest number of state variables [19] . A flow table given a state assignment is called a specified flow table.
Step 3 finds a valid Unicode single-time transition (USlT)
Output Determination Stage
Step 4 of the synthesis program generates the i and the SSD part of the VOM signal. Canonical equations for i are generated by collecting all the minterms for each variable. The program then uses the Quine-McCluskey reduction technique to produce an essential SOP expression [12] .
The use of self-synchronization at the outputs removes the possibility of transient hazards, thus it is not necessary to include all prime implicants in the expression.
The equation for SSD begins with a canonical expression involving the minterms where y = 3. The same reduction techniques as for i are used to reduce this to an essential SOP expression. By not using all of the prime implicants, SSD may glitch if there is a multiple-input change. This causes no problems, though, because the loop delay assumption assures that SSD will settle before f s v is stable.
Hazard Analysis
The specified flow table is subjected to a function hazard analysis in Steps 5 through 7 of SEANCE. The technique of function hazard removal using the f s v is based on [7] .
The analysis begins with identifying the possible function hazards within the specified flow Step 6 of SEANCE generates the canonical sum-of- 
Experimental Results
Discussion
The preceding sections have explained how multiple-input change, hazard-free AFSMs are created based on the FAN-TOM model and using the procedures in SEANCE. This section examines the difference between this method and another which provides for multiple-input change AFSMs.
STGs have been used in other architectures to allow multiple-input changes 13, 13, 171 . The STG, based on Petri Nets [15] , assigns input changes to directed arcs. Hazardous input changes are avoided by adding arcs so that inputs remain persistent as the graph is tranversed one bit (arc) at a time [ 131. Hence, the input space has been expanded to move in single-bit steps to avoid the hazards associated with multiple-input changes. In this paper, the 
Conclusions
This paper has described a new architecture and synthesis tool for the implementation of a hazard-free, multiple-input and multiple-output change AFSM. The machine works by detecting hazardous states, and preventing output during them. In addition, the machine ensures that the hazard does not affect proper state transitions. The resultant state machine has some overhead, but there is greatly increased flexibility. In addition, the circuit implementations are robust since hazards are removed without relying on the insertion of complex hardware, such as decoding boxes or delay elements.
A synthesis tool, SEANCE, has been developed that automatically creates FANTOM state machines from a completely or incompletely specified normal-mode flow table. SEANCE employs a number of unique techniques for finding and eliminating hazards.
